Abstract-In a conventional sinewave current driver for electrical impedance spectroscopy, as the frequency is increased the input/output phase delay of the current driver increases due to limited bandwidth. The required maximum phase delays of < 4 • mean that operation is limited to about 1/12 of the driver bandwidth. A new phase compensation scheme is presented to reduce the phase delay at higher frequencies and can extend the useful operating frequency range of a current driver. The system is capable of reducing the phase error due to the current driver by an appreciable level so that it can operate much nearer the pole frequency of the driver. An integrated circuit was fabricated in a 0.35-µm CMOS process technology, which provides a phase error reduction from 22 • to 3 • at 3 MHz. Its core occupies a silicon area of 1.2 mm 2 . It operates from a ±2.5 V power supply and can deliver output currents up to 1.8 mA p-p at 3 MHz.
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I. INTRODUCTION

E
LECTRICAL impedance spectroscopy of biological tissue (or cells) can provide significant information regarding its physiology and pathology [1] . Biompedance measurements are generally performed by applying an alternating ac current through a pair of electrodes and measuring the subsequent induced voltage signal via another pair. The tissue impedance may be obtained via methods such as synchronous detection [2] . It is necessary to generate an accurate current amplitude independent of load variations with minimum phase delay throughout the operational bandwidth (which can be several MHz [3] ) so that any measured voltage amplitude and phase is only attributed to the tissue under test [4] .
Among various designs of current driver, the modified Howland circuit, has gained popularity for discrete implementations [5] . However, for integrated circuit realizations the very tight matching of resistors is impractical. The linear feedback current drivers in [6] and [7] by an input voltage and a sense resistor in a negative feedback configuration. The upper frequency of operation of these systems is limited by their phase delay. This brief describes a method of canceling the phase delay at frequencies near the pole frequency of the conventional linear feedback current drivers. An integrated current driver with non-linear feedback is presented using the phase cancelation method. This brief is an extension of [8] . It includes measured results of a fabricated current driver chip and analysis on the limitations of the analog multiplier based on the square-law characteristics of MOS transistors in saturation. The system provides an accurate transconductance limited by the accuracy of two feedback on-chip (or off-chip) resistors. The rest of this brief is organized as follows. Section II describes the system architecture and operation. Section III identifies the limits of linearity of the analog multiplier and details the output current amplifier. The overall performance with chip measured results are presented in Section IV. Section V concludes this brief.
II. NON-LINEAR FEEDBACK CURRENT DRIVER
WITH PHASE COMPENSATION The proposed non-linear differential current driver block diagram (upper part) with phase compensation (lower part) is shown in Fig. 1 [8] . The top circuit controls the output current drive amplitude and the bottom circuit the phase delay compensation. The system has the advantage that unlike the linear circuit (e.g., [6] ) in which the dominant pole must be adjusted for stability, the high frequency performance is independent of the dominant pole but has a slower transient response. The amplitude of the differential output current is set by the differential dc control voltages ±V cont and the frequency of operation is dictated by the frequency of the differential sinωt and cosωt input signals of the analog multipliers M X2 and M X4 and the corresponding square waves at M X1 and M X3 . The differential voltage across the sense resistors R S is converted to a dc voltage through the switch multipliers [8] M X1 and M X3 and four single-pole RC low-pass filters (LPFs) to extract the dc components. It results in an output voltage of (2/π )V p /2 where V p is the peak voltage of the ac signal across R S . The dc voltages are compared to ±V cont and amplified by A 1 in the current driver, and compared to zero in the phase compensation circuit and amplified by A 2 . The signals are then modulated back to ac via analog multipliers M X2 and M X4 followed by current amplifiers AI 1 and AI 2 . In the compensation part, the same circuit as the top current driver runs at the same frequency but with a 90 • phase shift the main driver (ω is the desired frequency of operation of the current driver [8] ). Operating the same current driver by cosωt and with zero control voltages will automatically cancel out the phase error due to the bandwidth limitations of the multipliers and the stray capacitance across the sense resistors R S . The detailed analysis of the phase compensation is provided in [9] .
In this system configuration, there are two differential current outputs, I drive1 and I drive2 , from the current amplifiers AI 1 and AI 2 ; one drives the load Z L and the other is used for feedback via the differential voltage across R S . The output resistance is attained by using high swing cascodes. The loop gain of the current driver is analogous to the linear feedback system [8] with an additional 2/π factor as a result of ac-dc conversion at the LPFs.
If A V GR S >> 1 then
where A V is the voltage gain of amplifiers A 1,2 and, G is the transconductance gain of multipliers M X2,4 and current amplifiers AI 1,2 .
The LPFs have an on-chip 100 k resistor R LP and an offchip 100 nF capacitor C LP (providing a cutoff frequency of 16 Hz). The very low cutoff frequency is necessary to provide a dc component of the signal without ac noise. A 1 and A 2 are differential difference amplifiers (DDAs) [8] ; their gain is 54 dB, phase margin is 74 • and bandwidth 1.8 kHz. III. ANALOG MULTIPLIER NON-IDEALITIES The four quadrant analog multipliers M X2 and M X4 are based on the square-law characteristics of MOS transistors in saturation [8] . An idealized version is shown in Fig. 2 . The harmonic distortion due to the divergence from the square characteristics in MOS transistors is a basic limitation in the linearity of the multiplier output.
The standard basic model for the square law-behavior of the MOS transistor in the saturation region is
where I D is the drain current, V gs is the gate-to-source voltage, V th is the threshold voltage, K = μ o C ox W/2L; W, L are the channel width and length, μ o is the carrier mobility, and C ox is the gate oxide capacitance per unit area.
In Fig. 2 for a multiplier with differential signals ±V AC and ±V DC , based on (2), the multiplier output current I out is
A. Multipliers With Transistors Having Second Order Effects
The square characteristic of the saturated MOS transistor is modified by second order effects, primarily channel length modulation, velocity saturation and mobility reduction. The plot of √ I D vs. V gs in Fig. 3 demonstrates how the squarelaw deviates for decreasing values of L in a 0.35-µm CMOS technology. The slope is nearly constant for L > 5 µm (<0.5% variation for V gs = 1 V).
1) Channel Length Modulation:
For the channel length modulation effect λ, (2) is modified to
and the multiplier output current I out(λ) due to λ is
Equation (5) shows that the output current is only a function of multiplication of the input voltages with an amplitude change of [1 + λ(V SS + V th )] compared with (3), with no harmonics. Fig. 4 . FFT of the current output of the ideal multiplier in Fig. 2 .
2) Velocity Saturation and Mobility Reduction:
To account for velocity saturation and mobility reduction (2) is modified to [10] :
where
V sat is the saturation velocity and θ is the mobility factor. For V AC = A sin ωt the output current I out(γ ) due to γ (using the first two terms of a Taylor series) is
Equation (7) shows that the output current has a modified fundamental compared with the ideal output due to I b (dc bias current), K and γ . The ratio of the third harmonic to the fundamental (there are higher odd order harmonics not shown here) is a function of γ 2 and A 2 but there is no second harmonic. Fig. 4 shows the simulated FFT using the ideal multiplier in Fig. 2 with a 0.35-µm technology. The fundamental to third harmonic ratio is approximately 690 when providing an output of about 50 µA p and has a total harmonic distortion of 0.2%. This shows the limit of performance due to the non-ideal square law characteristics. In the present application the multiplier is part of the high loop gain of the feedback system and the accuracy of the fundamental amplitude is not an issue. Fig. 5(a) shows the CMOS multiplier. The ideal buffers of Fig. 2 are replaced by flipped voltage followers [11] rather than source followers or complementary transistors as they provide lower harmonic distortion [12] . Fig. 5(b) shows the differential output current amplifier which drives the floating load Z L . Common mode feedback is added at the output to stabilize the output common mode voltage. The following current amplifier appropriately combines currents I 1 − I 4 and provides a current gain of 10 using high-swing current mirrors [10] . Feedback is added via common mode connections V cm and V out to suppress any common mode errors. A duplicate circuit provides the drive for the (earthed) sense resistors but without the common mode feedback.
B. CMOS Analog Multiplier and Current Amplifier
C. Common Mode Feedback
The schematic of the common mode feedback at the output of the current driver is shown in Fig. 6 . The two outputs V + out and V − out from the current amplifier are the inputs to the two source followers formed by M 3A,B and M 4A,B . The common mode voltage, V oc , taken from the midpoint of two equal resistors R [13] . V oc is fed to one input of the differential amplifier (M 1 , M 2 ) and the other input is set to the desired reference voltage, V ref . The generated common mode control signal V cm connects to the current amplifier and closes the common mode feedback loop. 
IV. MEASURED RESULTS AND DISCUSSION
The chip was fabricated in AMS 0.35-μm CMOS process technology with ±2.5 V supplies. The core occupies 1.2 mm 2 . The circuit design, simulations and layout were developed with Cadence using the tool kit provided by the foundry. Each of the two on-chip sense resistors R S , were 1000 . Fourteen chips were tested. A TTi signal generator (TGA1244) provided ±0.5 V differential sine and cosine signals. Square waves for the switched multipliers were generated from the sinewaves via two comparators (AD8561). The chip micrograph is shown in Fig. 7 .
A. Transconductance and Phase Compensation
The transconductance of the current driver was measured across a load of 400 at a frequency of 500 kHz. The maximum V cont = ±0.286 V resulted in a current of 1.8 mA p-p . The measured average transconductance of fourteen chips was 3.15 mA/V over the full range of dc control values, compared to 3.14 mA/V in (1).
The output current amplitude and phase of the current driver were measured at frequencies from 100 kHz to 3 MHz using a 400 load, for fourteen chips as shown in Fig. 8 . Fig. 8(a) shows three different current amplitudes of 0.6, 0.8 and 1 mA p-p with and without compensation represented in blue and red respectively. The current amplitude increases with frequency when the compensation is not active as a result of error caused by the phase delay φ at the two differential inputs of switch multiplier M 1 (see Fig. 1 ). This causes inaccuracy in ±I drive1 and a reduction in ac-dc transfer by a factor of cosφ [9] . Fig. 8(b) shows the significant reduction of the phase error of the current driver due to phase compensation. The current amplitude without compensation varies by 1.8% for 1 mA p-p , while the phase error starts to increase from 500 kHz and reaches 22 • at 3 MHz. With compensation, the maximum output of 1 mA p-p has an accuracy of 0.24%, 0.43% and 1.3% at 1 MHz, 2 MHz and 2.5 MHz respectively. With compensation, the phase error reduces to 1 • at 1 MHz and 3 • at 3 MHz regardless of the current amplitude.
These fabricated chips have accurate sense resistors; this cannot be generally expected. By adding two internal chip resistors (not implemented here) well matched to R S , and instead applying ± dc control currents to generate the control voltages V cont in Fig. 1 the resultant I drive1,2 amplitudes Fig. 9 . Effect of stray capacitances in the current driver.
will be an accurate copy of the control currents within the matching accuracy of the resistors.
Although the bandwidth of the current driver is about 7 MHz, the current amplitude and phase measurements were limited to 3 MHz due to the increasing non-linearity of the analog multipliers with frequency. The output impedance was estimated by observing the difference of load current outputs for two different loads (100 and 670 ). Based on the measured output voltage and current accuracy limitations, it is estimated that the output impedance is more than a 1000 times larger than the load at 2 MHz, i.e., more than 1 M . The simulated output resistance was 84 M .
The measured THD of the current driver for a current of 1 mA p-p was 0.25% at 200 kHz rising to 0.4% at 500 kHz. Comparing this with the ideal multiplier in Section III under similar conditions suggests that at lower frequencies a significant part of the total harmonic distortion (THD) is due to the non-ideal square transistors rather than due to the addition of flipped followers and current mirrors. The contribution of the latter increases with frequency.
In vitro measurements (not shown) were also conducted to evaluate the current driver performance when in direct contact with electrodes in physiological solutions of potassium chloride (KCl) with different conductivities to represent different physiological entities [14] . The output currents were measured at frequencies from 100 kHz to 2 MHz. The accuracy at 100 kHz was < 0.3% and at 2 MHz was <0.45% for 0.4 mA to 1 mA current amplitudes. Table I shows the measured performance of the current driver compared to the state of the art integrated current drivers. The phase error, output impedance and maximum operational frequency outperform the other state of the art current drivers in the literature. Fig. 9 shows the stray capacitances associated with the two output drives. I drive1 drives the load Z L and I drive2 drives the two sense resistors R S . C stray (about 10 pF) is the capacitance associated with the external load due to chip connections, and introduces the 3 • delay at 3 MHz which cannot be removed. C S (femto-Farads) is the capacitance associated with the sense resistors R S which here are internal. For accuracy R S is usually external and C S is then about 5 pF. Since R S is a part of the compensation feedback any phase delay due to C S will be cancelled. The phase at frequencies below 1 MHz is near zero and increases to 2 • at 2 MHz.
B. Effect of Stray Capacitances
V. CONCLUSION An alternative current driver with automatic phase compensation has been designed and tested. The system provides a 1 mA p-p drive current with an accuracy of 0.43% at 2 MHz and 3 • phase error at 3 MHz. The introduction of the phase compensation circuit significantly reduces the input/output phase error of the driver near the pole frequency of the current driver compared to other state of the art systems. Any phase error at the output of the system is due to the presence of stray capacitors. The accuracy of the transconductance of the system is dictated by sense resistor accuracy which can be on chip if dc control currents are used. The current driver can be configured to operate with multi-frequency sinewaves by adding parallel current drivers with their corresponding phase compensation.
